Where

Design Verification Engineer

Abhyanth Solutions
San Jose Full-day Temporary

Description:

Job Title: Design Verification (DV) EngineerLocation: Bay Area, CAJob Type: Long Term ContractExperience: 10+ years Job Description: We are seeking a highly skilled Design Verification (DV) Engineer to join our team in the Bay Area, CA, for a long-term contract opportunity. The ideal candidate will have over 10 years of experience in the field, with a strong background in Networking and SERDES verification. This role requires expertise in verification techniques, beyond just SystemVerilog (SV) a
Mar 19, 2025;   from: dice.com

Similar jobs

  • Talent Junction, LLC.
  • San Jose
$50 $65 an hour
Description: Title: Mixed-Signal Design Verification Engineer Location: San Jose, CA ... Python, Synopsys/Cadence EDA Verifications Tools, AMS Verification Required Experience/Skills: Good ... . Good understanding of digital design for mixed signal control loops ...
27 days ago
  • Datum Software, Inc.
  • San Jose
... an opening for Mixed-Signal Design Verification Engineer with our Client at San ... , etc.Good understanding of digital design for mixed signal control loops ...
7 days ago
  • Collaborate Solutions, Inc.
  • San Jose
Description: Title: Hardware Engineer / Design Verification Engineer Location: San Jose, CA Duration: ... in verificationProven experience with digital design, lab skills, and debugging in ... System verilogtest cases for digital design verificatio
15 hours ago
  • Prodapt North America
  • San Jose
Description: Onsite Opportunity in Sunnyvale, CA 2 year project Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification ...
27 days ago