Description: Position Title: Power Optimization Engineer Location: San Jose, CA (Hybrid) ... are seeking a Power Optimization Engineer to support advanced low-power ASIC development. In ... , you'll drive RTL-level power optimization initiatives across IP design ...
8 days ago