Description: Job Title: Senior Engineer Location: San Jose, CA (5 days ... in System Verilog /UVM Unit/Module level Verification Experience in test ... and debugging complex designs Full silicon design lifecycle experience Strong background ...
16 days ago