... Description: Job Title: Chip-Level Timing Constraint Development EngineerLocation: San Jose, ... and validate timing constraints (SDC) for complex chip-level ASIC designs Perform ... static timing analysis (STA) to ensure full timing ...
17 hours ago
Description: Role: Chip-Level Timing Constraint Development Engineer Location: San Jose, CA ... : As a Chip-Level Timing Constraint Development Engineer, you will be responsible ... developing, and validating timing constraints for complex ASIC designs at the chip ...
20 hours ago