... ) for complex chip-level ASIC designs Perform static timing analysis (STA ... with RTL, architecture, and physical design teams on clock structures and design intent ...
17 hours ago
... timing constraints for complex ASIC designs at the chip level. Your ... cross-functional teams, including RTL designers, physical design engineers, and verification teams ...
20 hours ago