Description: Senior ASIC Engineer, Static Timing Analysis -AMDJP00004058 Location: San Jose, CA- Onsite. Alternate location: Colorado office - 3100 Logic Dr, Longmont Responsible for the development of complex multi-mode / multi-corner timing constraints ...
22 hours ago