Description: Job Title: Senior Engineer Location: San Jose, CA (5 days ... 6+ Months Job Description Design Verification expertise in System Verilog /UVM Unit/Module ... Experience in test planning and debugging complex designs Full silicon design lifecycle ...
18 days ago