... defining and implementing platform host test procedures, as well as carrying ... out host design test characterization and qualification. The focus ...
3 days ago
Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... UVM, System Verilog, SVA Develop test plans and coverage metrics from ... write block and chip-level tests in C,SV,UVM Debug RTL ...
4 days ago