Description: Job Title: Senior ASIC Design Engineer Location:San Jose ,CA Contract: ... fullchip SDCs and works with physical design and DFT teams to close ... also do block level RTL design or block or top-level ...
22 hours ago