Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ... -level tests in C,SV,UVM Debug RTL and Gate simula
14 days ago