... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ... ,UVM Debug RTL and Gate simulations and work with design engineers to ...
20 days ago
Get new system debug lead engineer jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.