... % Onsite Qualifications Good knowledge of System-Verilog RTL coding including state ...
10 days ago
$50
$65
an hour
... , CA Key Technical Skills:UVM/System Verilog, Python, Synopsys/Cadence EDA ... Experience/Skills: Good knowledge of System-Verilog RTL coding including state ...
30 days ago