Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... UVM, System Verilog, SVA Develop test plans and coverage metrics from ... write block and chip-level tests in C,SV,UVM Debug RTL ...
9 days ago
... test of critical spacecraft components. We are a team of accomplished engineers and ...
3 days ago
... connectors for probing of PCBsAssisting Engineers as required to help build ...
3 days ago
... OSS CSI drivers and maintain test coverage across Kubernetes versions. Implement ...
24 days ago
... -1 and 62368-1.Proficiency in defining tests, setting up, and working with ... imaging equipment.Experience with safety tests including thermal, input current, capacitor ...
22 days ago
... seeking a skilled EUC & Deskside Support Engineer (Level 2) with strong Audio-Visual ... end-user issuesTroubleshoot and resolve hardware, software, and OS-rel
a day ago
... Position Summary: The DevOps/System Engineer is responsible for effective installation ... , operation, and maintenance of systems hardware and software and related infrastructure ...
13 days ago
... Position Summary: The DevOps/System Engineer is responsible for effective installation ... , operation, and maintenance of systems hardware and software and related infrastructure ...
19 days ago
- 1
- 2