Description: Title: Design Verification Engineer Location: San Jose, CA ... in verificationProven experience with digital design, lab skills, and debugging in ... System verilogtest cases for digital design verification.Perform FPGA designt
14 days ago
... : Architect block and full-chip verification environments using HVLs and constrained ... Gate simulations and work with design engineers to verify fixes. Write ...
17 days ago