Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog ...
14 days ago
Get new embedded systems engineer jobs in San Jose by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.