Description: Role: Design Verification Engineer Location: San Jose CA/ ... random techniques for SOCs with embedded CPUs and mixed signal ... , System Verilog, SVA Develop test plans and coverage metrics from ... write block and chip-level tests in C,SV,UVM Debug ...
4 days ago