Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ... and write block and chip-level tests in C,SV,UVM Debug ...
10 days ago