Description: Job Title: Senior Engineer Location: San Jose, CA (5 days ... ) Contract: 6+ Months Job Description Design Verification expertise in System Verilog /UVM ... Unit/Module level Verification Experience in test planning and ...
15 days ago