Description: Staff Machine Learning Engineer, LLM Fine-Tuning (Verilog/RTL Applications)Level: Staff ... working with Verilog/SystemVerilog and RTL artifacts. This includes code generation ... constraint translation, and spec-to-RTL assistance. You ll lead a small ...
30 days ago