Description: Title: Design Verification Engineer Location: San Jose, CA Duration: ... in verificationProven experience with digital design, lab skills, and debugging in ... System verilogtest cases for digital design verification.Perform FPGA designt
13 days ago
... Gate simulations and work with design engineers to verify fixes. Write diagnostics ...
16 days ago