Description: Job Title: ASIC STA & CAD Engineering Location: Longmont, ... Responsibilities: Developing block and SoC timing constraints, full chip STA setup ... execution to meet SoC timing requirements including timing budgeting, repeater planning, constraints ...
18 days ago