What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. Santa Clara
  3. System verification engineer
What
Where

Jobs and careers for system verification engineer from the company Data capital inc in Santa Clara (1 jobs)

Lead fpga verification engineer with uvm /verilog system-active requirement
Data capital inc
Schedule
Employment
Source
Location
Sort by:

Lead FPGA Verification Engineer with UVM /Verilog System-Active Requirement

  • Data Capital Inc
  • Santa Clara
... Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification ... with UVM (Universal Verification Methodology) Familiarity with ... industry-standard verification tools (e.g., QuestaSim, ...
a month ago

Get new system verification engineer jobs in Santa Clara by email

By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.