... Engineer Location: Santa Clara, CA (Onsite from Day 1) Contract Must Have ... FPGA designs. Create and maintain test benches using industry-standard verification ... (e.g., UVM, SystemVerilog). Write and debug test cases to verify functionality, perf
9 days ago