Description: Role: Analog Layout Design Engineer Location: Santa Clara, CA Emp ... 3nm at the block level and chip level. Experience developing and knowledge ... FinFET technologies for ASIC/SOC level
a day ago
Get new senior level software engineer jobs in Santa Clara by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.