... : Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... SystemVerilog and UVM. The engineer will own verification of complex digital IPs ... highquality silicon. Key responsibilities - Own verification of one or more IPs ...
4 days ago