... Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... using SystemVerilog and UVM. The engineer will own verification of complex ... closure, and collaborate closely with RTL, architecture, and validation teams to ...
11 days ago