... Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... SystemVerilog and UVM. The engineer will own verification of complex ... closely with RTL, architecture, and validation teams to deliver highquality silicon ...
3 days ago