... : Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... SystemVerilog and UVM. The engineer will own verification of complex ... validation teams to deliver highquality silicon. Key responsibilities - Own verification ...
9 days ago