Description: Role: Analog Layout Design Engineer Location: Santa Clara, CA Emp ... layout IC for high-speed applications in advanced CMOS FinFET technologies ... IC for ultra-low power applications using advanced CMOS FinFET technologies ...
17 hours ago