Description: Role: Silicon Design Package Engineer Location: Hybrid (Santa Clara, CA ... role is highly specialized in semiconductor packaging design, requiring strong EDA ... proficiency and knowledge of advanced packaging technologies Tools & Knowledge: Mentor ...
8 days ago
... Advanced IC Package Design Engineer (CoWoS / 2.5D Packaging)Marvell Santa Clara, CA ...
29 days ago