Description: Job Title: Design Verification Location: Onsite, Santa Clara, ... very strong in UVM and system Verilog, Ethernet protocol experience not ...
5 days ago
... ) Duration: 7+ Months Skills Design, develop, and maintain system configuration, workflows, and integration ...
8 hours ago