Description: We're seeking an experienced ASIC Design Verification Engineer with 8 10 years in SystemVerilog/UVM and a strong track record of first-pass silicon success. You'll define and execute SoC-level verification plans, develop UVM-based testbenches ...
2 days ago