Where
Where

Jobs and careers full-time for fpga rtl design engineer in Santa Clara (1 jobs)

Company
Period
Schedule
Source
Location
Sort by:
  • Skywaves MP LLC
  • Santa Clara
... Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience in ... using SystemVerilog and UVM. The engineer will own verification of complex ... closure, and collaborate closely with RTL, architecture, and validation teams to ...
7 days ago