Where
Where

Jobs and careers temporary for functional verification engineer in Santa Clara (2 jobs)

Sort by:
Description: Role: Design Verification Engineer Location: Santa Clara, CA Interview: ... /C/C++ Responsibilities: Architect and Create verification environments using System-Verilog and ... Universal verification methodology-UVM IPs and ...
26 days ago
  • R Cube Creative Consulting Inc
  • Santa Clara
Description: Role: Electronics Validation Engineer-Bench Validation Engineer Contract-6 Months Location-Santa Clara ... converters, Switching converters etc.)Parametric & Functional Validation of device performanceExperience with ...
12 days ago