... Clara, CA (Hybrid) IC Packaging & Chiplet Integration : 2.5D/3D packaging, flip-chip bonding ...
29 days ago
Description: Role: Analog Layout Design Engineer Location: Santa Clara, CA Emp ... developing and leading complex layout IC for high-speed applications in ... and knowledge of complex layout IC for ultra-low power applications ...
8 days ago