... like CoWoSStrong expertise in using IC package layout tools like Cadence ... APD Understanding IC package design requirements for high ...
17 days ago
Description: Role: Silicon Design Package Engineer Location: Hybrid (Santa Clara, CA) ... is highly specialized in semiconductor packaging design, requiring strong EDA tool ... proficiency and knowledge of advanced packaging technologies Tools & Knowledge: Mentor/ ...
26 days ago