What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. Santa Clara
  3. Soc verification engineer
What
Where

Jobs and careers temporary for soc verification engineer in Santa Clara (1 jobs)

Design verification engineer with uvm,ovm, systemverilog & python
Temporary
Company
Period
Schedule
Source
Location
Sort by:

Design Verification Engineer with UVM,OVM, SystemVerilog & Python

  • PDDN Inc
  • Santa Clara
Description: Role: Design Verification Engineer Location: Santa Clara, CA Interview: ... /C/C++ Responsibilities: Architect and Create verification environments using System-Verilog and ... Universal verification methodology-UVM IPs and ...
18 days ago

Get new soc verification engineer jobs in Santa Clara by email

By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.