Where
Where

Jobs and careers temporary for test method validation engineer in Santa Clara (1 jobs)

Company
Period
Schedule
Source
Location
Sort by:
  • Cynet Systems
  • Santa Clara
... designs. Create and maintain test benches using industry-standard verification ... (e.g., UVM, SystemVerilog). Write and debug test cases to verify functionality, performance ... issues, working closely with design engineers to resolve them. Document verification ...
24 days ago