Where
Where

Jobs and careers for asic verification engineer in Santa Clara (1 jobs)

Company
Period
Employment
Source
Location
Sort by:
  • Cynet Systems
  • Santa Clara
... : Develop and execute comprehensive verification plans for FPGA designs. ... test benches using industry-standard verification methodologies (e.g., UVM, SystemVerilog). Write ... closely with design engineers to resolve them. Document verification results and ...
23 days ago