Where
Where

Jobs and careers for field test engineer from the company Pddn inc in Santa Clara (2 jobs)

Period
Schedule
Employment
Source
Location
Sort by:
Description: Role: Design Verification Engineer Location: Santa Clara, CA Interview: ... analog mixed-signal interfaces. Develop test plans and coverage metrics from ... writing block and chip-level tests. Creat
2 days ago
  • PDDN Inc
  • Santa Clara
Description: Role: DFT Engineer Location: Santa Clara, CA Interview: ... -on experience with DFT and test flow with commercial EDA tools ... DFT techniques include JTAG, ATPG, test pattern translation, yield learning, logic ...
22 days ago