Where
Where

Jobs and careers for fpga verification engineer in Santa Clara (3 jobs)

Sort by:
Description: Role: Design Verification Engineer Location: Santa Clara, CA Interview: ... /C/C++ Responsibilities: Architect and Create verification environments using System-Verilog and ... Universal verification methodology-UVM IPs and ...
5 days ago
  • Intellectt INC
  • Santa Clara
Description: Analog Layout Engineer Location: Santa Clara, CA ... Skill Requirement: 5- 10yrs Exp range engineers Required Port schematics from the ... Design Review Guide layout engineer to implement the layout ... Review Complete all necessary verification checks and
a day ago
  • Johnson & Johnson
  • Santa Clara
... Signal Integrity Engineer focusing on SI, PI design, and verification located in ... a diverse group of highly motivated engineers who are passionate about designing ...
4 days ago