What
Where
0
Home Browse jobs About us Contacts
  1. Home
  2. Santa Clara
  3. System level test engineer
What
Where

Jobs and careers for system level test engineer in Santa Clara (1 jobs)

Design verification engineer with uvm,ovm, systemverilog & python
Company
Period
Schedule
Employment
Source
Location
Sort by:

Design Verification Engineer with UVM,OVM, SystemVerilog & Python

  • PDDN Inc
  • Santa Clara
Description: Role: Design Verification Engineer Location: Santa Clara, CA ... Create verification environments using System-Verilog and Universal verification ... mixed-signal interfaces. Develop test plans and coverage metrics ... block and chip-level tests. Creat
24 days ago

Get new system level test engineer jobs in Santa Clara by email

By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.