Description: Role: Design Verification Engineer Location: Santa Clara, CA Interview: ... and Create verification environments using System-Verilog and Universal verification methodology ... mixed-signal interfaces. Develop test plans and coverage metrics from ...
17 days ago