... : Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin ... GDSII) - Experience with SoC level integration (multiple blocks, SoC floorplan, clocking ...
13 days ago
Description: ASIC Engineer (Design Verification) Bay Area, CA ... benches to enable IP/sub-system/SoC level verification. Develop functional ...
13 days ago