Description: Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin, ... experience with block level physical design (Floor planning to GDSII) - Experience ...
5 days ago
Description: ASIC Engineer (Design Verification) Bay Area, CA or ... on verification test plan. Drive Design Verification to closure based on ... resolve functional failures in the design, partnering with the Design team. Collab
5 days ago