Description: Role: Design verification EngineerLocation: Sunnyvale or Austin, USADesign Verification Engineering ServicesTestbench development System Verilog Universal Methodology ( UVM ), Python, and C testsIntegration/development of C tests/Application ...
16 days ago