Description: 3+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification ... and UVM methodology.3+ years' experience in IP/sub-system and ... verification - SV Assertions, Formal, Emulation.Experience in EDA tools and scripting ...
12 days ago