Where

Design Verification Engineer

Veear
Sunnyvale Full-day Temporary

Description:

3+ years of hands-on experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.3+ years' experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies.Experience in one or more of the following areas along with functional verification - SV Assertions, Formal, Emulation.Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments.Experience in architecting and im
Oct 1, 2025;   from: dice.com

Similar jobs

  • Protingent, Inc.
  • Sunnyvale
Description: Job Responsibilities: Assist with the planning, architecture, development, and use of configurable, self-checking testbenches implemented in System Verilog/UVMDevelop constrained-random, metric-driven test plans and strategies to verify FPGAs ...
23 days ago
Description: This Jobot Job is hosted by: Holly Leahy Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us your resume. Salary: $150,000 - $200,000 per year A bit about us: We are seeking a dedicated and detail-oriented Quality ...
13 days ago
  • Innova Solutions, Inc
  • Sunnyvale
... hiring for a Performance Analysis & verification Engineer Position type: Fulltime Location: Sunnyvale ... CA-Onsite As a Performance Analysis & verification Engineer , you will be responsible for ... System-on-Chip (SoC) design and architecture, as well as ...
23 days ago
  • Meta Platforms, Inc. (f/k/a Facebook, Inc.)
  • Sunnyvale
Description: Meta Platforms, Inc. (f/k/a Facebook, Inc.) has the following positions in Sunnyvale, CA ASIC Manager, Design Verification: Build successful world-class complex SoC and IP for data center applications, and end-to-end SoC/ASIC development. ...
a day ago