Where
Where

Jobs and careers for design verification engineer from the company Veear in Sunnyvale (2 jobs)

Period
Schedule
Employment
Location
Sort by:
... in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.3+ years' experience ... following areas along with functional verification - SV Assertions, Formal, Emulation ... tools and flows for verification environments.Experience in architecting ...
28 days ago
  • Veear
  • Sunnyvale
... guidance and support for the design, deployment, and management of Cisco ...
15 days ago