... experience in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.Experience in ... system and/or SoC level verification based on SystemVerilog UVM/OVM ... following areas along with functional verification - SV Assertions, Formal, Emulation. ...
9 days ago