Where
Where

Jobs and careers for lead fpga verification engineer from the company Veear in Sunnyvale (2 jobs)

Period
Schedule
Employment
Location
Sort by:
... in Verilog, SystemVerilog, C/C++ based verification and UVM methodology.3+ years' experience ... following areas along with functional verification - SV Assertions, Formal, Emulation ... tools and flows for verification environments.Experience in architecting ...
18 days ago
  • Veear
  • Sunnyvale
... Access) infrastructure across multiple sites.Lead the planning, coordination, and execution ...
5 days ago